BeRTOS
|
00001 00043 #ifndef SAM3_NVIC_H 00044 #define SAM3_NVIC_H 00045 00049 /*\{*/ 00050 #define FAULT_NMI 2 ///< NMI fault 00051 #define FAULT_HARD 3 ///< Hard fault 00052 #define FAULT_MPU 4 ///< MPU fault 00053 #define FAULT_BUS 5 ///< Bus fault 00054 #define FAULT_USAGE 6 ///< Usage fault 00055 #define FAULT_SVCALL 11 ///< SVCall 00056 #define FAULT_DEBUG 12 ///< Debug monitor 00057 #define FAULT_PENDSV 14 ///< PendSV 00058 #define FAULT_SYSTICK 15 ///< System Tick 00059 /*\}*/ 00060 00064 /*\{*/ 00065 #define NVIC_INT_TYPE_R (*((reg32_t *)0xE000E004)) 00066 #define NVIC_ST_CTRL_R (*((reg32_t *)0xE000E010)) 00067 #define NVIC_ST_RELOAD_R (*((reg32_t *)0xE000E014)) 00068 #define NVIC_ST_CURRENT_R (*((reg32_t *)0xE000E018)) 00069 #define NVIC_ST_CAL_R (*((reg32_t *)0xE000E01C)) 00070 #define NVIC_EN0_R (*((reg32_t *)0xE000E100)) 00071 #define NVIC_EN1_R (*((reg32_t *)0xE000E104)) 00072 #define NVIC_DIS0_R (*((reg32_t *)0xE000E180)) 00073 #define NVIC_DIS1_R (*((reg32_t *)0xE000E184)) 00074 #define NVIC_PEND0_R (*((reg32_t *)0xE000E200)) 00075 #define NVIC_PEND1_R (*((reg32_t *)0xE000E204)) 00076 #define NVIC_UNPEND0_R (*((reg32_t *)0xE000E280)) 00077 #define NVIC_UNPEND1_R (*((reg32_t *)0xE000E284)) 00078 #define NVIC_ACTIVE0_R (*((reg32_t *)0xE000E300)) 00079 #define NVIC_ACTIVE1_R (*((reg32_t *)0xE000E304)) 00080 #define NVIC_PRI0_R (*((reg32_t *)0xE000E400)) 00081 #define NVIC_PRI1_R (*((reg32_t *)0xE000E404)) 00082 #define NVIC_PRI2_R (*((reg32_t *)0xE000E408)) 00083 #define NVIC_PRI3_R (*((reg32_t *)0xE000E40C)) 00084 #define NVIC_PRI4_R (*((reg32_t *)0xE000E410)) 00085 #define NVIC_PRI5_R (*((reg32_t *)0xE000E414)) 00086 #define NVIC_PRI6_R (*((reg32_t *)0xE000E418)) 00087 #define NVIC_PRI7_R (*((reg32_t *)0xE000E41C)) 00088 #define NVIC_PRI8_R (*((reg32_t *)0xE000E420)) 00089 #define NVIC_PRI9_R (*((reg32_t *)0xE000E424)) 00090 #define NVIC_PRI10_R (*((reg32_t *)0xE000E428)) 00091 #define NVIC_CPUID_R (*((reg32_t *)0xE000ED00)) 00092 #define NVIC_INT_CTRL_R (*((reg32_t *)0xE000ED04)) 00093 #define NVIC_VTABLE_R (*((reg32_t *)0xE000ED08)) 00094 #define NVIC_APINT_R (*((reg32_t *)0xE000ED0C)) 00095 #define NVIC_SYS_CTRL_R (*((reg32_t *)0xE000ED10)) 00096 #define NVIC_CFG_CTRL_R (*((reg32_t *)0xE000ED14)) 00097 #define NVIC_SYS_PRI1_R (*((reg32_t *)0xE000ED18)) 00098 #define NVIC_SYS_PRI2_R (*((reg32_t *)0xE000ED1C)) 00099 #define NVIC_SYS_PRI3_R (*((reg32_t *)0xE000ED20)) 00100 #define NVIC_SYS_HND_CTRL_R (*((reg32_t *)0xE000ED24)) 00101 #define NVIC_FAULT_STAT_R (*((reg32_t *)0xE000ED28)) 00102 #define NVIC_HFAULT_STAT_R (*((reg32_t *)0xE000ED2C)) 00103 #define NVIC_DEBUG_STAT_R (*((reg32_t *)0xE000ED30)) 00104 #define NVIC_MM_ADDR_R (*((reg32_t *)0xE000ED34)) 00105 #define NVIC_FAULT_ADDR_R (*((reg32_t *)0xE000ED38)) 00106 #define NVIC_MPU_TYPE_R (*((reg32_t *)0xE000ED90)) 00107 #define NVIC_MPU_CTRL_R (*((reg32_t *)0xE000ED94)) 00108 #define NVIC_MPU_NUMBER_R (*((reg32_t *)0xE000ED98)) 00109 #define NVIC_MPU_BASE_R (*((reg32_t *)0xE000ED9C)) 00110 #define NVIC_MPU_ATTR_R (*((reg32_t *)0xE000EDA0)) 00111 #define NVIC_DBG_CTRL_R (*((reg32_t *)0xE000EDF0)) 00112 #define NVIC_DBG_XFER_R (*((reg32_t *)0xE000EDF4)) 00113 #define NVIC_DBG_DATA_R (*((reg32_t *)0xE000EDF8)) 00114 #define NVIC_DBG_INT_R (*((reg32_t *)0xE000EDFC)) 00115 #define NVIC_SW_TRIG_R (*((reg32_t *)0xE000EF00)) 00116 /*\}*/ 00117 00121 /*\{*/ 00122 #define NVIC_INT_TYPE 0xE000E004 ///< Interrupt Controller Type Reg 00123 #define NVIC_ST_CTRL 0xE000E010 ///< SysTick Control and Status Reg 00124 #define NVIC_ST_RELOAD 0xE000E014 ///< SysTick Reload Value Register 00125 #define NVIC_ST_CURRENT 0xE000E018 ///< SysTick Current Value Register 00126 #define NVIC_ST_CAL 0xE000E01C ///< SysTick Calibration Value Reg 00127 #define NVIC_EN0 0xE000E100 ///< IRQ 0 to 31 Set Enable Register 00128 #define NVIC_EN1 0xE000E104 ///< IRQ 32 to 63 Set Enable Register 00129 #define NVIC_DIS0 0xE000E180 ///< IRQ 0 to 31 Clear Enable Reg 00130 #define NVIC_DIS1 0xE000E184 ///< IRQ 32 to 63 Clear Enable Reg 00131 #define NVIC_PEND0 0xE000E200 ///< IRQ 0 to 31 Set Pending Register 00132 #define NVIC_PEND1 0xE000E204 ///< IRQ 32 to 63 Set Pending Reg 00133 #define NVIC_UNPEND0 0xE000E280 ///< IRQ 0 to 31 Clear Pending Reg 00134 #define NVIC_UNPEND1 0xE000E284 ///< IRQ 32 to 63 Clear Pending Reg 00135 #define NVIC_ACTIVE0 0xE000E300 ///< IRQ 0 to 31 Active Register 00136 #define NVIC_ACTIVE1 0xE000E304 ///< IRQ 32 to 63 Active Register 00137 #define NVIC_PRI0 0xE000E400 ///< IRQ 0 to 3 Priority Register 00138 #define NVIC_PRI1 0xE000E404 ///< IRQ 4 to 7 Priority Register 00139 #define NVIC_PRI2 0xE000E408 ///< IRQ 8 to 11 Priority Register 00140 #define NVIC_PRI3 0xE000E40C ///< IRQ 12 to 15 Priority Register 00141 #define NVIC_PRI4 0xE000E410 ///< IRQ 16 to 19 Priority Register 00142 #define NVIC_PRI5 0xE000E414 ///< IRQ 20 to 23 Priority Register 00143 #define NVIC_PRI6 0xE000E418 ///< IRQ 24 to 27 Priority Register 00144 #define NVIC_PRI7 0xE000E41C ///< IRQ 28 to 31 Priority Register 00145 #define NVIC_PRI8 0xE000E420 ///< IRQ 32 to 35 Priority Register 00146 #define NVIC_PRI9 0xE000E424 ///< IRQ 36 to 39 Priority Register 00147 #define NVIC_PRI10 0xE000E428 ///< IRQ 40 to 43 Priority Register 00148 #define NVIC_PRI11 0xE000E42C ///< IRQ 44 to 47 Priority Register 00149 #define NVIC_PRI12 0xE000E430 ///< IRQ 48 to 51 Priority Register 00150 #define NVIC_PRI13 0xE000E434 ///< IRQ 52 to 55 Priority Register 00151 #define NVIC_CPUID 0xE000ED00 ///< CPUID Base Register 00152 #define NVIC_INT_CTRL 0xE000ED04 ///< Interrupt Control State Register 00153 #define NVIC_VTABLE 0xE000ED08 ///< Vector Table Offset Register 00154 #define NVIC_APINT 0xE000ED0C ///< App. Int & Reset Control Reg 00155 #define NVIC_SYS_CTRL 0xE000ED10 ///< System Control Register 00156 #define NVIC_CFG_CTRL 0xE000ED14 ///< Configuration Control Register 00157 #define NVIC_SYS_PRI1 0xE000ED18 ///< Sys. Handlers 4 to 7 Priority 00158 #define NVIC_SYS_PRI2 0xE000ED1C ///< Sys. Handlers 8 to 11 Priority 00159 #define NVIC_SYS_PRI3 0xE000ED20 ///< Sys. Handlers 12 to 15 Priority 00160 #define NVIC_SYS_HND_CTRL 0xE000ED24 ///< System Handler Control and State 00161 #define NVIC_FAULT_STAT 0xE000ED28 ///< Configurable Fault Status Reg 00162 #define NVIC_HFAULT_STAT 0xE000ED2C ///< Hard Fault Status Register 00163 #define NVIC_DEBUG_STAT 0xE000ED30 ///< Debug Status Register 00164 #define NVIC_MM_ADDR 0xE000ED34 ///< Mem Manage Address Register 00165 #define NVIC_FAULT_ADDR 0xE000ED38 ///< Bus Fault Address Register 00166 #define NVIC_MPU_TYPE 0xE000ED90 ///< MPU Type Register 00167 #define NVIC_MPU_CTRL 0xE000ED94 ///< MPU Control Register 00168 #define NVIC_MPU_NUMBER 0xE000ED98 ///< MPU Region Number Register 00169 #define NVIC_MPU_BASE 0xE000ED9C ///< MPU Region Base Address Register 00170 #define NVIC_MPU_ATTR 0xE000EDA0 ///< MPU Region Attribute & Size Reg 00171 #define NVIC_DBG_CTRL 0xE000EDF0 ///< Debug Control and Status Reg 00172 #define NVIC_DBG_XFER 0xE000EDF4 ///< Debug Core Reg. Transfer Select 00173 #define NVIC_DBG_DATA 0xE000EDF8 ///< Debug Core Register Data 00174 #define NVIC_DBG_INT 0xE000EDFC ///< Debug Reset Interrupt Control 00175 #define NVIC_SW_TRIG 0xE000EF00 ///< Software Trigger Interrupt Reg 00176 /*\}*/ 00177 00181 /*\{*/ 00182 #define NVIC_INT_TYPE_LINES_M 0x0000001F ///< Number of interrupt lines (x32) 00183 #define NVIC_INT_TYPE_LINES_S 0 00184 /*\}*/ 00185 00189 /*\{*/ 00190 #define NVIC_ST_CTRL_COUNT 0x00010000 ///< Count flag 00191 #define NVIC_ST_CTRL_CLK_SRC 0x00000004 ///< Clock Source 00192 #define NVIC_ST_CTRL_INTEN 0x00000002 ///< Interrupt enable 00193 #define NVIC_ST_CTRL_ENABLE 0x00000001 ///< Counter mode 00194 /*\}*/ 00195 00199 /*\{*/ 00200 #define NVIC_ST_RELOAD_M 0x00FFFFFF ///< Counter load value 00201 #define NVIC_ST_RELOAD_S 0 00202 /*\}*/ 00203 00208 /*\{*/ 00209 #define NVIC_ST_CURRENT_M 0x00FFFFFF ///< Counter current value 00210 #define NVIC_ST_CURRENT_S 0 00211 /*\}*/ 00212 00216 /*\{*/ 00217 #define NVIC_ST_CAL_NOREF 0x80000000 ///< No reference clock 00218 #define NVIC_ST_CAL_SKEW 0x40000000 ///< Clock skew 00219 #define NVIC_ST_CAL_ONEMS_M 0x00FFFFFF ///< 1ms reference value 00220 #define NVIC_ST_CAL_ONEMS_S 0 00221 /*\}*/ 00222 00226 /*\{*/ 00227 #define NVIC_EN0_INT31 0x80000000 ///< Interrupt 31 enable 00228 #define NVIC_EN0_INT30 0x40000000 ///< Interrupt 30 enable 00229 #define NVIC_EN0_INT29 0x20000000 ///< Interrupt 29 enable 00230 #define NVIC_EN0_INT28 0x10000000 ///< Interrupt 28 enable 00231 #define NVIC_EN0_INT27 0x08000000 ///< Interrupt 27 enable 00232 #define NVIC_EN0_INT26 0x04000000 ///< Interrupt 26 enable 00233 #define NVIC_EN0_INT25 0x02000000 ///< Interrupt 25 enable 00234 #define NVIC_EN0_INT24 0x01000000 ///< Interrupt 24 enable 00235 #define NVIC_EN0_INT23 0x00800000 ///< Interrupt 23 enable 00236 #define NVIC_EN0_INT22 0x00400000 ///< Interrupt 22 enable 00237 #define NVIC_EN0_INT21 0x00200000 ///< Interrupt 21 enable 00238 #define NVIC_EN0_INT20 0x00100000 ///< Interrupt 20 enable 00239 #define NVIC_EN0_INT19 0x00080000 ///< Interrupt 19 enable 00240 #define NVIC_EN0_INT18 0x00040000 ///< Interrupt 18 enable 00241 #define NVIC_EN0_INT17 0x00020000 ///< Interrupt 17 enable 00242 #define NVIC_EN0_INT16 0x00010000 ///< Interrupt 16 enable 00243 #define NVIC_EN0_INT15 0x00008000 ///< Interrupt 15 enable 00244 #define NVIC_EN0_INT14 0x00004000 ///< Interrupt 14 enable 00245 #define NVIC_EN0_INT13 0x00002000 ///< Interrupt 13 enable 00246 #define NVIC_EN0_INT12 0x00001000 ///< Interrupt 12 enable 00247 #define NVIC_EN0_INT11 0x00000800 ///< Interrupt 11 enable 00248 #define NVIC_EN0_INT10 0x00000400 ///< Interrupt 10 enable 00249 #define NVIC_EN0_INT9 0x00000200 ///< Interrupt 9 enable 00250 #define NVIC_EN0_INT8 0x00000100 ///< Interrupt 8 enable 00251 #define NVIC_EN0_INT7 0x00000080 ///< Interrupt 7 enable 00252 #define NVIC_EN0_INT6 0x00000040 ///< Interrupt 6 enable 00253 #define NVIC_EN0_INT5 0x00000020 ///< Interrupt 5 enable 00254 #define NVIC_EN0_INT4 0x00000010 ///< Interrupt 4 enable 00255 #define NVIC_EN0_INT3 0x00000008 ///< Interrupt 3 enable 00256 #define NVIC_EN0_INT2 0x00000004 ///< Interrupt 2 enable 00257 #define NVIC_EN0_INT1 0x00000002 ///< Interrupt 1 enable 00258 #define NVIC_EN0_INT0 0x00000001 ///< Interrupt 0 enable 00259 /*\}*/ 00260 00264 /*\{*/ 00265 #define NVIC_EN1_INT59 0x08000000 ///< Interrupt 59 enable 00266 #define NVIC_EN1_INT58 0x04000000 ///< Interrupt 58 enable 00267 #define NVIC_EN1_INT57 0x02000000 ///< Interrupt 57 enable 00268 #define NVIC_EN1_INT56 0x01000000 ///< Interrupt 56 enable 00269 #define NVIC_EN1_INT55 0x00800000 ///< Interrupt 55 enable 00270 #define NVIC_EN1_INT54 0x00400000 ///< Interrupt 54 enable 00271 #define NVIC_EN1_INT53 0x00200000 ///< Interrupt 53 enable 00272 #define NVIC_EN1_INT52 0x00100000 ///< Interrupt 52 enable 00273 #define NVIC_EN1_INT51 0x00080000 ///< Interrupt 51 enable 00274 #define NVIC_EN1_INT50 0x00040000 ///< Interrupt 50 enable 00275 #define NVIC_EN1_INT49 0x00020000 ///< Interrupt 49 enable 00276 #define NVIC_EN1_INT48 0x00010000 ///< Interrupt 48 enable 00277 #define NVIC_EN1_INT47 0x00008000 ///< Interrupt 47 enable 00278 #define NVIC_EN1_INT46 0x00004000 ///< Interrupt 46 enable 00279 #define NVIC_EN1_INT45 0x00002000 ///< Interrupt 45 enable 00280 #define NVIC_EN1_INT44 0x00001000 ///< Interrupt 44 enable 00281 #define NVIC_EN1_INT43 0x00000800 ///< Interrupt 43 enable 00282 #define NVIC_EN1_INT42 0x00000400 ///< Interrupt 42 enable 00283 #define NVIC_EN1_INT41 0x00000200 ///< Interrupt 41 enable 00284 #define NVIC_EN1_INT40 0x00000100 ///< Interrupt 40 enable 00285 #define NVIC_EN1_INT39 0x00000080 ///< Interrupt 39 enable 00286 #define NVIC_EN1_INT38 0x00000040 ///< Interrupt 38 enable 00287 #define NVIC_EN1_INT37 0x00000020 ///< Interrupt 37 enable 00288 #define NVIC_EN1_INT36 0x00000010 ///< Interrupt 36 enable 00289 #define NVIC_EN1_INT35 0x00000008 ///< Interrupt 35 enable 00290 #define NVIC_EN1_INT34 0x00000004 ///< Interrupt 34 enable 00291 #define NVIC_EN1_INT33 0x00000002 ///< Interrupt 33 enable 00292 #define NVIC_EN1_INT32 0x00000001 ///< Interrupt 32 enable 00293 /*\}*/ 00294 00298 /*\{*/ 00299 #define NVIC_DIS0_INT31 0x80000000 ///< Interrupt 31 disable 00300 #define NVIC_DIS0_INT30 0x40000000 ///< Interrupt 30 disable 00301 #define NVIC_DIS0_INT29 0x20000000 ///< Interrupt 29 disable 00302 #define NVIC_DIS0_INT28 0x10000000 ///< Interrupt 28 disable 00303 #define NVIC_DIS0_INT27 0x08000000 ///< Interrupt 27 disable 00304 #define NVIC_DIS0_INT26 0x04000000 ///< Interrupt 26 disable 00305 #define NVIC_DIS0_INT25 0x02000000 ///< Interrupt 25 disable 00306 #define NVIC_DIS0_INT24 0x01000000 ///< Interrupt 24 disable 00307 #define NVIC_DIS0_INT23 0x00800000 ///< Interrupt 23 disable 00308 #define NVIC_DIS0_INT22 0x00400000 ///< Interrupt 22 disable 00309 #define NVIC_DIS0_INT21 0x00200000 ///< Interrupt 21 disable 00310 #define NVIC_DIS0_INT20 0x00100000 ///< Interrupt 20 disable 00311 #define NVIC_DIS0_INT19 0x00080000 ///< Interrupt 19 disable 00312 #define NVIC_DIS0_INT18 0x00040000 ///< Interrupt 18 disable 00313 #define NVIC_DIS0_INT17 0x00020000 ///< Interrupt 17 disable 00314 #define NVIC_DIS0_INT16 0x00010000 ///< Interrupt 16 disable 00315 #define NVIC_DIS0_INT15 0x00008000 ///< Interrupt 15 disable 00316 #define NVIC_DIS0_INT14 0x00004000 ///< Interrupt 14 disable 00317 #define NVIC_DIS0_INT13 0x00002000 ///< Interrupt 13 disable 00318 #define NVIC_DIS0_INT12 0x00001000 ///< Interrupt 12 disable 00319 #define NVIC_DIS0_INT11 0x00000800 ///< Interrupt 11 disable 00320 #define NVIC_DIS0_INT10 0x00000400 ///< Interrupt 10 disable 00321 #define NVIC_DIS0_INT9 0x00000200 ///< Interrupt 9 disable 00322 #define NVIC_DIS0_INT8 0x00000100 ///< Interrupt 8 disable 00323 #define NVIC_DIS0_INT7 0x00000080 ///< Interrupt 7 disable 00324 #define NVIC_DIS0_INT6 0x00000040 ///< Interrupt 6 disable 00325 #define NVIC_DIS0_INT5 0x00000020 ///< Interrupt 5 disable 00326 #define NVIC_DIS0_INT4 0x00000010 ///< Interrupt 4 disable 00327 #define NVIC_DIS0_INT3 0x00000008 ///< Interrupt 3 disable 00328 #define NVIC_DIS0_INT2 0x00000004 ///< Interrupt 2 disable 00329 #define NVIC_DIS0_INT1 0x00000002 ///< Interrupt 1 disable 00330 #define NVIC_DIS0_INT0 0x00000001 ///< Interrupt 0 disable 00331 /*\}*/ 00332 00336 /*\{*/ 00337 #define NVIC_DIS1_INT59 0x08000000 ///< Interrupt 59 disable 00338 #define NVIC_DIS1_INT58 0x04000000 ///< Interrupt 58 disable 00339 #define NVIC_DIS1_INT57 0x02000000 ///< Interrupt 57 disable 00340 #define NVIC_DIS1_INT56 0x01000000 ///< Interrupt 56 disable 00341 #define NVIC_DIS1_INT55 0x00800000 ///< Interrupt 55 disable 00342 #define NVIC_DIS1_INT54 0x00400000 ///< Interrupt 54 disable 00343 #define NVIC_DIS1_INT53 0x00200000 ///< Interrupt 53 disable 00344 #define NVIC_DIS1_INT52 0x00100000 ///< Interrupt 52 disable 00345 #define NVIC_DIS1_INT51 0x00080000 ///< Interrupt 51 disable 00346 #define NVIC_DIS1_INT50 0x00040000 ///< Interrupt 50 disable 00347 #define NVIC_DIS1_INT49 0x00020000 ///< Interrupt 49 disable 00348 #define NVIC_DIS1_INT48 0x00010000 ///< Interrupt 48 disable 00349 #define NVIC_DIS1_INT47 0x00008000 ///< Interrupt 47 disable 00350 #define NVIC_DIS1_INT46 0x00004000 ///< Interrupt 46 disable 00351 #define NVIC_DIS1_INT45 0x00002000 ///< Interrupt 45 disable 00352 #define NVIC_DIS1_INT44 0x00001000 ///< Interrupt 44 disable 00353 #define NVIC_DIS1_INT43 0x00000800 ///< Interrupt 43 disable 00354 #define NVIC_DIS1_INT42 0x00000400 ///< Interrupt 42 disable 00355 #define NVIC_DIS1_INT41 0x00000200 ///< Interrupt 41 disable 00356 #define NVIC_DIS1_INT40 0x00000100 ///< Interrupt 40 disable 00357 #define NVIC_DIS1_INT39 0x00000080 ///< Interrupt 39 disable 00358 #define NVIC_DIS1_INT38 0x00000040 ///< Interrupt 38 disable 00359 #define NVIC_DIS1_INT37 0x00000020 ///< Interrupt 37 disable 00360 #define NVIC_DIS1_INT36 0x00000010 ///< Interrupt 36 disable 00361 #define NVIC_DIS1_INT35 0x00000008 ///< Interrupt 35 disable 00362 #define NVIC_DIS1_INT34 0x00000004 ///< Interrupt 34 disable 00363 #define NVIC_DIS1_INT33 0x00000002 ///< Interrupt 33 disable 00364 #define NVIC_DIS1_INT32 0x00000001 ///< Interrupt 32 disable 00365 /*\}*/ 00366 00370 /*\{*/ 00371 #define NVIC_PEND0_INT31 0x80000000 ///< Interrupt 31 pend 00372 #define NVIC_PEND0_INT30 0x40000000 ///< Interrupt 30 pend 00373 #define NVIC_PEND0_INT29 0x20000000 ///< Interrupt 29 pend 00374 #define NVIC_PEND0_INT28 0x10000000 ///< Interrupt 28 pend 00375 #define NVIC_PEND0_INT27 0x08000000 ///< Interrupt 27 pend 00376 #define NVIC_PEND0_INT26 0x04000000 ///< Interrupt 26 pend 00377 #define NVIC_PEND0_INT25 0x02000000 ///< Interrupt 25 pend 00378 #define NVIC_PEND0_INT24 0x01000000 ///< Interrupt 24 pend 00379 #define NVIC_PEND0_INT23 0x00800000 ///< Interrupt 23 pend 00380 #define NVIC_PEND0_INT22 0x00400000 ///< Interrupt 22 pend 00381 #define NVIC_PEND0_INT21 0x00200000 ///< Interrupt 21 pend 00382 #define NVIC_PEND0_INT20 0x00100000 ///< Interrupt 20 pend 00383 #define NVIC_PEND0_INT19 0x00080000 ///< Interrupt 19 pend 00384 #define NVIC_PEND0_INT18 0x00040000 ///< Interrupt 18 pend 00385 #define NVIC_PEND0_INT17 0x00020000 ///< Interrupt 17 pend 00386 #define NVIC_PEND0_INT16 0x00010000 ///< Interrupt 16 pend 00387 #define NVIC_PEND0_INT15 0x00008000 ///< Interrupt 15 pend 00388 #define NVIC_PEND0_INT14 0x00004000 ///< Interrupt 14 pend 00389 #define NVIC_PEND0_INT13 0x00002000 ///< Interrupt 13 pend 00390 #define NVIC_PEND0_INT12 0x00001000 ///< Interrupt 12 pend 00391 #define NVIC_PEND0_INT11 0x00000800 ///< Interrupt 11 pend 00392 #define NVIC_PEND0_INT10 0x00000400 ///< Interrupt 10 pend 00393 #define NVIC_PEND0_INT9 0x00000200 ///< Interrupt 9 pend 00394 #define NVIC_PEND0_INT8 0x00000100 ///< Interrupt 8 pend 00395 #define NVIC_PEND0_INT7 0x00000080 ///< Interrupt 7 pend 00396 #define NVIC_PEND0_INT6 0x00000040 ///< Interrupt 6 pend 00397 #define NVIC_PEND0_INT5 0x00000020 ///< Interrupt 5 pend 00398 #define NVIC_PEND0_INT4 0x00000010 ///< Interrupt 4 pend 00399 #define NVIC_PEND0_INT3 0x00000008 ///< Interrupt 3 pend 00400 #define NVIC_PEND0_INT2 0x00000004 ///< Interrupt 2 pend 00401 #define NVIC_PEND0_INT1 0x00000002 ///< Interrupt 1 pend 00402 #define NVIC_PEND0_INT0 0x00000001 ///< Interrupt 0 pend 00403 /*\}*/ 00404 00408 /*\{*/ 00409 #define NVIC_PEND1_INT59 0x08000000 ///< Interrupt 59 pend 00410 #define NVIC_PEND1_INT58 0x04000000 ///< Interrupt 58 pend 00411 #define NVIC_PEND1_INT57 0x02000000 ///< Interrupt 57 pend 00412 #define NVIC_PEND1_INT56 0x01000000 ///< Interrupt 56 pend 00413 #define NVIC_PEND1_INT55 0x00800000 ///< Interrupt 55 pend 00414 #define NVIC_PEND1_INT54 0x00400000 ///< Interrupt 54 pend 00415 #define NVIC_PEND1_INT53 0x00200000 ///< Interrupt 53 pend 00416 #define NVIC_PEND1_INT52 0x00100000 ///< Interrupt 52 pend 00417 #define NVIC_PEND1_INT51 0x00080000 ///< Interrupt 51 pend 00418 #define NVIC_PEND1_INT50 0x00040000 ///< Interrupt 50 pend 00419 #define NVIC_PEND1_INT49 0x00020000 ///< Interrupt 49 pend 00420 #define NVIC_PEND1_INT48 0x00010000 ///< Interrupt 48 pend 00421 #define NVIC_PEND1_INT47 0x00008000 ///< Interrupt 47 pend 00422 #define NVIC_PEND1_INT46 0x00004000 ///< Interrupt 46 pend 00423 #define NVIC_PEND1_INT45 0x00002000 ///< Interrupt 45 pend 00424 #define NVIC_PEND1_INT44 0x00001000 ///< Interrupt 44 pend 00425 #define NVIC_PEND1_INT43 0x00000800 ///< Interrupt 43 pend 00426 #define NVIC_PEND1_INT42 0x00000400 ///< Interrupt 42 pend 00427 #define NVIC_PEND1_INT41 0x00000200 ///< Interrupt 41 pend 00428 #define NVIC_PEND1_INT40 0x00000100 ///< Interrupt 40 pend 00429 #define NVIC_PEND1_INT39 0x00000080 ///< Interrupt 39 pend 00430 #define NVIC_PEND1_INT38 0x00000040 ///< Interrupt 38 pend 00431 #define NVIC_PEND1_INT37 0x00000020 ///< Interrupt 37 pend 00432 #define NVIC_PEND1_INT36 0x00000010 ///< Interrupt 36 pend 00433 #define NVIC_PEND1_INT35 0x00000008 ///< Interrupt 35 pend 00434 #define NVIC_PEND1_INT34 0x00000004 ///< Interrupt 34 pend 00435 #define NVIC_PEND1_INT33 0x00000002 ///< Interrupt 33 pend 00436 #define NVIC_PEND1_INT32 0x00000001 ///< Interrupt 32 pend 00437 /*\}*/ 00438 00442 /*\{*/ 00443 #define NVIC_UNPEND0_INT31 0x80000000 ///< Interrupt 31 unpend 00444 #define NVIC_UNPEND0_INT30 0x40000000 ///< Interrupt 30 unpend 00445 #define NVIC_UNPEND0_INT29 0x20000000 ///< Interrupt 29 unpend 00446 #define NVIC_UNPEND0_INT28 0x10000000 ///< Interrupt 28 unpend 00447 #define NVIC_UNPEND0_INT27 0x08000000 ///< Interrupt 27 unpend 00448 #define NVIC_UNPEND0_INT26 0x04000000 ///< Interrupt 26 unpend 00449 #define NVIC_UNPEND0_INT25 0x02000000 ///< Interrupt 25 unpend 00450 #define NVIC_UNPEND0_INT24 0x01000000 ///< Interrupt 24 unpend 00451 #define NVIC_UNPEND0_INT23 0x00800000 ///< Interrupt 23 unpend 00452 #define NVIC_UNPEND0_INT22 0x00400000 ///< Interrupt 22 unpend 00453 #define NVIC_UNPEND0_INT21 0x00200000 ///< Interrupt 21 unpend 00454 #define NVIC_UNPEND0_INT20 0x00100000 ///< Interrupt 20 unpend 00455 #define NVIC_UNPEND0_INT19 0x00080000 ///< Interrupt 19 unpend 00456 #define NVIC_UNPEND0_INT18 0x00040000 ///< Interrupt 18 unpend 00457 #define NVIC_UNPEND0_INT17 0x00020000 ///< Interrupt 17 unpend 00458 #define NVIC_UNPEND0_INT16 0x00010000 ///< Interrupt 16 unpend 00459 #define NVIC_UNPEND0_INT15 0x00008000 ///< Interrupt 15 unpend 00460 #define NVIC_UNPEND0_INT14 0x00004000 ///< Interrupt 14 unpend 00461 #define NVIC_UNPEND0_INT13 0x00002000 ///< Interrupt 13 unpend 00462 #define NVIC_UNPEND0_INT12 0x00001000 ///< Interrupt 12 unpend 00463 #define NVIC_UNPEND0_INT11 0x00000800 ///< Interrupt 11 unpend 00464 #define NVIC_UNPEND0_INT10 0x00000400 ///< Interrupt 10 unpend 00465 #define NVIC_UNPEND0_INT9 0x00000200 ///< Interrupt 9 unpend 00466 #define NVIC_UNPEND0_INT8 0x00000100 ///< Interrupt 8 unpend 00467 #define NVIC_UNPEND0_INT7 0x00000080 ///< Interrupt 7 unpend 00468 #define NVIC_UNPEND0_INT6 0x00000040 ///< Interrupt 6 unpend 00469 #define NVIC_UNPEND0_INT5 0x00000020 ///< Interrupt 5 unpend 00470 #define NVIC_UNPEND0_INT4 0x00000010 ///< Interrupt 4 unpend 00471 #define NVIC_UNPEND0_INT3 0x00000008 ///< Interrupt 3 unpend 00472 #define NVIC_UNPEND0_INT2 0x00000004 ///< Interrupt 2 unpend 00473 #define NVIC_UNPEND0_INT1 0x00000002 ///< Interrupt 1 unpend 00474 #define NVIC_UNPEND0_INT0 0x00000001 ///< Interrupt 0 unpend 00475 /*\}*/ 00476 00480 /*\{*/ 00481 #define NVIC_UNPEND1_INT59 0x08000000 ///< Interrupt 59 unpend 00482 #define NVIC_UNPEND1_INT58 0x04000000 ///< Interrupt 58 unpend 00483 #define NVIC_UNPEND1_INT57 0x02000000 ///< Interrupt 57 unpend 00484 #define NVIC_UNPEND1_INT56 0x01000000 ///< Interrupt 56 unpend 00485 #define NVIC_UNPEND1_INT55 0x00800000 ///< Interrupt 55 unpend 00486 #define NVIC_UNPEND1_INT54 0x00400000 ///< Interrupt 54 unpend 00487 #define NVIC_UNPEND1_INT53 0x00200000 ///< Interrupt 53 unpend 00488 #define NVIC_UNPEND1_INT52 0x00100000 ///< Interrupt 52 unpend 00489 #define NVIC_UNPEND1_INT51 0x00080000 ///< Interrupt 51 unpend 00490 #define NVIC_UNPEND1_INT50 0x00040000 ///< Interrupt 50 unpend 00491 #define NVIC_UNPEND1_INT49 0x00020000 ///< Interrupt 49 unpend 00492 #define NVIC_UNPEND1_INT48 0x00010000 ///< Interrupt 48 unpend 00493 #define NVIC_UNPEND1_INT47 0x00008000 ///< Interrupt 47 unpend 00494 #define NVIC_UNPEND1_INT46 0x00004000 ///< Interrupt 46 unpend 00495 #define NVIC_UNPEND1_INT45 0x00002000 ///< Interrupt 45 unpend 00496 #define NVIC_UNPEND1_INT44 0x00001000 ///< Interrupt 44 unpend 00497 #define NVIC_UNPEND1_INT43 0x00000800 ///< Interrupt 43 unpend 00498 #define NVIC_UNPEND1_INT42 0x00000400 ///< Interrupt 42 unpend 00499 #define NVIC_UNPEND1_INT41 0x00000200 ///< Interrupt 41 unpend 00500 #define NVIC_UNPEND1_INT40 0x00000100 ///< Interrupt 40 unpend 00501 #define NVIC_UNPEND1_INT39 0x00000080 ///< Interrupt 39 unpend 00502 #define NVIC_UNPEND1_INT38 0x00000040 ///< Interrupt 38 unpend 00503 #define NVIC_UNPEND1_INT37 0x00000020 ///< Interrupt 37 unpend 00504 #define NVIC_UNPEND1_INT36 0x00000010 ///< Interrupt 36 unpend 00505 #define NVIC_UNPEND1_INT35 0x00000008 ///< Interrupt 35 unpend 00506 #define NVIC_UNPEND1_INT34 0x00000004 ///< Interrupt 34 unpend 00507 #define NVIC_UNPEND1_INT33 0x00000002 ///< Interrupt 33 unpend 00508 #define NVIC_UNPEND1_INT32 0x00000001 ///< Interrupt 32 unpend 00509 /*\}*/ 00510 00514 /*\{*/ 00515 #define NVIC_ACTIVE0_INT31 0x80000000 ///< Interrupt 31 active 00516 #define NVIC_ACTIVE0_INT30 0x40000000 ///< Interrupt 30 active 00517 #define NVIC_ACTIVE0_INT29 0x20000000 ///< Interrupt 29 active 00518 #define NVIC_ACTIVE0_INT28 0x10000000 ///< Interrupt 28 active 00519 #define NVIC_ACTIVE0_INT27 0x08000000 ///< Interrupt 27 active 00520 #define NVIC_ACTIVE0_INT26 0x04000000 ///< Interrupt 26 active 00521 #define NVIC_ACTIVE0_INT25 0x02000000 ///< Interrupt 25 active 00522 #define NVIC_ACTIVE0_INT24 0x01000000 ///< Interrupt 24 active 00523 #define NVIC_ACTIVE0_INT23 0x00800000 ///< Interrupt 23 active 00524 #define NVIC_ACTIVE0_INT22 0x00400000 ///< Interrupt 22 active 00525 #define NVIC_ACTIVE0_INT21 0x00200000 ///< Interrupt 21 active 00526 #define NVIC_ACTIVE0_INT20 0x00100000 ///< Interrupt 20 active 00527 #define NVIC_ACTIVE0_INT19 0x00080000 ///< Interrupt 19 active 00528 #define NVIC_ACTIVE0_INT18 0x00040000 ///< Interrupt 18 active 00529 #define NVIC_ACTIVE0_INT17 0x00020000 ///< Interrupt 17 active 00530 #define NVIC_ACTIVE0_INT16 0x00010000 ///< Interrupt 16 active 00531 #define NVIC_ACTIVE0_INT15 0x00008000 ///< Interrupt 15 active 00532 #define NVIC_ACTIVE0_INT14 0x00004000 ///< Interrupt 14 active 00533 #define NVIC_ACTIVE0_INT13 0x00002000 ///< Interrupt 13 active 00534 #define NVIC_ACTIVE0_INT12 0x00001000 ///< Interrupt 12 active 00535 #define NVIC_ACTIVE0_INT11 0x00000800 ///< Interrupt 11 active 00536 #define NVIC_ACTIVE0_INT10 0x00000400 ///< Interrupt 10 active 00537 #define NVIC_ACTIVE0_INT9 0x00000200 ///< Interrupt 9 active 00538 #define NVIC_ACTIVE0_INT8 0x00000100 ///< Interrupt 8 active 00539 #define NVIC_ACTIVE0_INT7 0x00000080 ///< Interrupt 7 active 00540 #define NVIC_ACTIVE0_INT6 0x00000040 ///< Interrupt 6 active 00541 #define NVIC_ACTIVE0_INT5 0x00000020 ///< Interrupt 5 active 00542 #define NVIC_ACTIVE0_INT4 0x00000010 ///< Interrupt 4 active 00543 #define NVIC_ACTIVE0_INT3 0x00000008 ///< Interrupt 3 active 00544 #define NVIC_ACTIVE0_INT2 0x00000004 ///< Interrupt 2 active 00545 #define NVIC_ACTIVE0_INT1 0x00000002 ///< Interrupt 1 active 00546 #define NVIC_ACTIVE0_INT0 0x00000001 ///< Interrupt 0 active 00547 /*\}*/ 00548 00552 /*\{*/ 00553 #define NVIC_ACTIVE1_INT59 0x08000000 ///< Interrupt 59 active 00554 #define NVIC_ACTIVE1_INT58 0x04000000 ///< Interrupt 58 active 00555 #define NVIC_ACTIVE1_INT57 0x02000000 ///< Interrupt 57 active 00556 #define NVIC_ACTIVE1_INT56 0x01000000 ///< Interrupt 56 active 00557 #define NVIC_ACTIVE1_INT55 0x00800000 ///< Interrupt 55 active 00558 #define NVIC_ACTIVE1_INT54 0x00400000 ///< Interrupt 54 active 00559 #define NVIC_ACTIVE1_INT53 0x00200000 ///< Interrupt 53 active 00560 #define NVIC_ACTIVE1_INT52 0x00100000 ///< Interrupt 52 active 00561 #define NVIC_ACTIVE1_INT51 0x00080000 ///< Interrupt 51 active 00562 #define NVIC_ACTIVE1_INT50 0x00040000 ///< Interrupt 50 active 00563 #define NVIC_ACTIVE1_INT49 0x00020000 ///< Interrupt 49 active 00564 #define NVIC_ACTIVE1_INT48 0x00010000 ///< Interrupt 48 active 00565 #define NVIC_ACTIVE1_INT47 0x00008000 ///< Interrupt 47 active 00566 #define NVIC_ACTIVE1_INT46 0x00004000 ///< Interrupt 46 active 00567 #define NVIC_ACTIVE1_INT45 0x00002000 ///< Interrupt 45 active 00568 #define NVIC_ACTIVE1_INT44 0x00001000 ///< Interrupt 44 active 00569 #define NVIC_ACTIVE1_INT43 0x00000800 ///< Interrupt 43 active 00570 #define NVIC_ACTIVE1_INT42 0x00000400 ///< Interrupt 42 active 00571 #define NVIC_ACTIVE1_INT41 0x00000200 ///< Interrupt 41 active 00572 #define NVIC_ACTIVE1_INT40 0x00000100 ///< Interrupt 40 active 00573 #define NVIC_ACTIVE1_INT39 0x00000080 ///< Interrupt 39 active 00574 #define NVIC_ACTIVE1_INT38 0x00000040 ///< Interrupt 38 active 00575 #define NVIC_ACTIVE1_INT37 0x00000020 ///< Interrupt 37 active 00576 #define NVIC_ACTIVE1_INT36 0x00000010 ///< Interrupt 36 active 00577 #define NVIC_ACTIVE1_INT35 0x00000008 ///< Interrupt 35 active 00578 #define NVIC_ACTIVE1_INT34 0x00000004 ///< Interrupt 34 active 00579 #define NVIC_ACTIVE1_INT33 0x00000002 ///< Interrupt 33 active 00580 #define NVIC_ACTIVE1_INT32 0x00000001 ///< Interrupt 32 active 00581 /*\}*/ 00582 00586 /*\{*/ 00587 #define NVIC_PRI0_INT3_M 0xFF000000 ///< Interrupt 3 priority mask 00588 #define NVIC_PRI0_INT2_M 0x00FF0000 ///< Interrupt 2 priority mask 00589 #define NVIC_PRI0_INT1_M 0x0000FF00 ///< Interrupt 1 priority mask 00590 #define NVIC_PRI0_INT0_M 0x000000FF ///< Interrupt 0 priority mask 00591 #define NVIC_PRI0_INT3_S 24 00592 #define NVIC_PRI0_INT2_S 16 00593 #define NVIC_PRI0_INT1_S 8 00594 #define NVIC_PRI0_INT0_S 0 00595 /*\}*/ 00596 00600 /*\{*/ 00601 #define NVIC_PRI1_INT7_M 0xFF000000 ///< Interrupt 7 priority mask 00602 #define NVIC_PRI1_INT6_M 0x00FF0000 ///< Interrupt 6 priority mask 00603 #define NVIC_PRI1_INT5_M 0x0000FF00 ///< Interrupt 5 priority mask 00604 #define NVIC_PRI1_INT4_M 0x000000FF ///< Interrupt 4 priority mask 00605 #define NVIC_PRI1_INT7_S 24 00606 #define NVIC_PRI1_INT6_S 16 00607 #define NVIC_PRI1_INT5_S 8 00608 #define NVIC_PRI1_INT4_S 0 00609 /*\}*/ 00610 00614 /*\{*/ 00615 #define NVIC_PRI2_INT11_M 0xFF000000 ///< Interrupt 11 priority mask 00616 #define NVIC_PRI2_INT10_M 0x00FF0000 ///< Interrupt 10 priority mask 00617 #define NVIC_PRI2_INT9_M 0x0000FF00 ///< Interrupt 9 priority mask 00618 #define NVIC_PRI2_INT8_M 0x000000FF ///< Interrupt 8 priority mask 00619 #define NVIC_PRI2_INT11_S 24 00620 #define NVIC_PRI2_INT10_S 16 00621 #define NVIC_PRI2_INT9_S 8 00622 #define NVIC_PRI2_INT8_S 0 00623 /*\}*/ 00624 00628 /*\{*/ 00629 #define NVIC_PRI3_INT15_M 0xFF000000 ///< Interrupt 15 priority mask 00630 #define NVIC_PRI3_INT14_M 0x00FF0000 ///< Interrupt 14 priority mask 00631 #define NVIC_PRI3_INT13_M 0x0000FF00 ///< Interrupt 13 priority mask 00632 #define NVIC_PRI3_INT12_M 0x000000FF ///< Interrupt 12 priority mask 00633 #define NVIC_PRI3_INT15_S 24 00634 #define NVIC_PRI3_INT14_S 16 00635 #define NVIC_PRI3_INT13_S 8 00636 #define NVIC_PRI3_INT12_S 0 00637 /*\}*/ 00638 00642 /*\{*/ 00643 #define NVIC_PRI4_INT19_M 0xFF000000 ///< Interrupt 19 priority mask 00644 #define NVIC_PRI4_INT18_M 0x00FF0000 ///< Interrupt 18 priority mask 00645 #define NVIC_PRI4_INT17_M 0x0000FF00 ///< Interrupt 17 priority mask 00646 #define NVIC_PRI4_INT16_M 0x000000FF ///< Interrupt 16 priority mask 00647 #define NVIC_PRI4_INT19_S 24 00648 #define NVIC_PRI4_INT18_S 16 00649 #define NVIC_PRI4_INT17_S 8 00650 #define NVIC_PRI4_INT16_S 0 00651 /*\}*/ 00652 00656 /*\{*/ 00657 #define NVIC_PRI5_INT23_M 0xFF000000 ///< Interrupt 23 priority mask 00658 #define NVIC_PRI5_INT22_M 0x00FF0000 ///< Interrupt 22 priority mask 00659 #define NVIC_PRI5_INT21_M 0x0000FF00 ///< Interrupt 21 priority mask 00660 #define NVIC_PRI5_INT20_M 0x000000FF ///< Interrupt 20 priority mask 00661 #define NVIC_PRI5_INT23_S 24 00662 #define NVIC_PRI5_INT22_S 16 00663 #define NVIC_PRI5_INT21_S 8 00664 #define NVIC_PRI5_INT20_S 0 00665 /*\}*/ 00666 00670 /*\{*/ 00671 #define NVIC_PRI6_INT27_M 0xFF000000 ///< Interrupt 27 priority mask 00672 #define NVIC_PRI6_INT26_M 0x00FF0000 ///< Interrupt 26 priority mask 00673 #define NVIC_PRI6_INT25_M 0x0000FF00 ///< Interrupt 25 priority mask 00674 #define NVIC_PRI6_INT24_M 0x000000FF ///< Interrupt 24 priority mask 00675 #define NVIC_PRI6_INT27_S 24 00676 #define NVIC_PRI6_INT26_S 16 00677 #define NVIC_PRI6_INT25_S 8 00678 #define NVIC_PRI6_INT24_S 0 00679 /*\}*/ 00680 00684 /*\{*/ 00685 #define NVIC_PRI7_INT31_M 0xFF000000 ///< Interrupt 31 priority mask 00686 #define NVIC_PRI7_INT30_M 0x00FF0000 ///< Interrupt 30 priority mask 00687 #define NVIC_PRI7_INT29_M 0x0000FF00 ///< Interrupt 29 priority mask 00688 #define NVIC_PRI7_INT28_M 0x000000FF ///< Interrupt 28 priority mask 00689 #define NVIC_PRI7_INT31_S 24 00690 #define NVIC_PRI7_INT30_S 16 00691 #define NVIC_PRI7_INT29_S 8 00692 #define NVIC_PRI7_INT28_S 0 00693 /*\}*/ 00694 00698 /*\{*/ 00699 #define NVIC_PRI8_INT35_M 0xFF000000 ///< Interrupt 35 priority mask 00700 #define NVIC_PRI8_INT34_M 0x00FF0000 ///< Interrupt 34 priority mask 00701 #define NVIC_PRI8_INT33_M 0x0000FF00 ///< Interrupt 33 priority mask 00702 #define NVIC_PRI8_INT32_M 0x000000FF ///< Interrupt 32 priority mask 00703 #define NVIC_PRI8_INT35_S 24 00704 #define NVIC_PRI8_INT34_S 16 00705 #define NVIC_PRI8_INT33_S 8 00706 #define NVIC_PRI8_INT32_S 0 00707 /*\}*/ 00708 00712 /*\{*/ 00713 #define NVIC_PRI9_INT39_M 0xFF000000 ///< Interrupt 39 priority mask 00714 #define NVIC_PRI9_INT38_M 0x00FF0000 ///< Interrupt 38 priority mask 00715 #define NVIC_PRI9_INT37_M 0x0000FF00 ///< Interrupt 37 priority mask 00716 #define NVIC_PRI9_INT36_M 0x000000FF ///< Interrupt 36 priority mask 00717 #define NVIC_PRI9_INT39_S 24 00718 #define NVIC_PRI9_INT38_S 16 00719 #define NVIC_PRI9_INT37_S 8 00720 #define NVIC_PRI9_INT36_S 0 00721 /*\}*/ 00722 00726 /*\{*/ 00727 #define NVIC_PRI10_INT43_M 0xFF000000 ///< Interrupt 43 priority mask 00728 #define NVIC_PRI10_INT42_M 0x00FF0000 ///< Interrupt 42 priority mask 00729 #define NVIC_PRI10_INT41_M 0x0000FF00 ///< Interrupt 41 priority mask 00730 #define NVIC_PRI10_INT40_M 0x000000FF ///< Interrupt 40 priority mask 00731 #define NVIC_PRI10_INT43_S 24 00732 #define NVIC_PRI10_INT42_S 16 00733 #define NVIC_PRI10_INT41_S 8 00734 #define NVIC_PRI10_INT40_S 0 00735 /*\}*/ 00736 00740 /*\{*/ 00741 #define NVIC_CPUID_IMP_M 0xFF000000 ///< Implementer 00742 #define NVIC_CPUID_VAR_M 0x00F00000 ///< Variant 00743 #define NVIC_CPUID_PARTNO_M 0x0000FFF0 ///< Processor part number 00744 #define NVIC_CPUID_REV_M 0x0000000F ///< Revision 00745 /*\}*/ 00746 00750 /*\{*/ 00751 #define NVIC_INT_CTRL_NMI_SET 0x80000000 ///< Pend a NMI 00752 #define NVIC_INT_CTRL_PEND_SV 0x10000000 ///< Pend a PendSV 00753 #define NVIC_INT_CTRL_UNPEND_SV 0x08000000 ///< Unpend a PendSV 00754 #define NVIC_INT_CTRL_PENDSTSET 0x04000000 ///< Set pending SysTick interrupt 00755 #define NVIC_INT_CTRL_PENDSTCLR 0x02000000 ///< Clear pending SysTick interrupt 00756 #define NVIC_INT_CTRL_ISR_PRE 0x00800000 ///< Debug interrupt handling 00757 #define NVIC_INT_CTRL_ISR_PEND 0x00400000 ///< Debug interrupt pending 00758 #define NVIC_INT_CTRL_VEC_PEN_M 0x003FF000 ///< Highest pending exception 00759 #define NVIC_INT_CTRL_RET_BASE 0x00000800 ///< Return to base 00760 #define NVIC_INT_CTRL_VEC_ACT_M 0x000003FF ///< Current active exception 00761 #define NVIC_INT_CTRL_VEC_PEN_S 12 00762 #define NVIC_INT_CTRL_VEC_ACT_S 0 00763 /*\}*/ 00764 00768 /*\{*/ 00769 #define NVIC_VTABLE_BASE 0x20000000 ///< Vector table base 00770 #define NVIC_VTABLE_OFFSET_M 0x1FFFFF00 ///< Vector table offset 00771 #define NVIC_VTABLE_OFFSET_S 8 00772 /*\}*/ 00773 00777 /*\{*/ 00778 #define NVIC_APINT_VECTKEY_M 0xFFFF0000 ///< Vector key mask 00779 #define NVIC_APINT_VECTKEY 0x05FA0000 ///< Vector key 00780 #define NVIC_APINT_ENDIANESS 0x00008000 ///< Data endianess 00781 #define NVIC_APINT_PRIGROUP_M 0x00000700 ///< Priority group 00782 #define NVIC_APINT_PRIGROUP_0_8 0x00000700 ///< Priority group 0.8 split 00783 #define NVIC_APINT_PRIGROUP_1_7 0x00000600 ///< Priority group 1.7 split 00784 #define NVIC_APINT_PRIGROUP_2_6 0x00000500 ///< Priority group 2.6 split 00785 #define NVIC_APINT_PRIGROUP_3_5 0x00000400 ///< Priority group 3.5 split 00786 #define NVIC_APINT_PRIGROUP_4_4 0x00000300 ///< Priority group 4.4 split 00787 #define NVIC_APINT_PRIGROUP_5_3 0x00000200 ///< Priority group 5.3 split 00788 #define NVIC_APINT_PRIGROUP_6_2 0x00000100 ///< Priority group 6.2 split 00789 #define NVIC_APINT_SYSRESETREQ 0x00000004 ///< System reset request 00790 #define NVIC_APINT_VECT_CLR_ACT 0x00000002 ///< Clear active NMI/fault info 00791 #define NVIC_APINT_VECT_RESET 0x00000001 ///< System reset 00792 #define NVIC_APINT_PRIGROUP_7_1 0x00000000 ///< Priority group 7.1 split 00793 /*\}*/ 00794 00798 /*\{*/ 00799 #define NVIC_SYS_CTRL_SEVONPEND 0x00000010 ///< Wakeup on pend 00800 #define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004 ///< Deep sleep enable 00801 #define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002 ///< Sleep on ISR exit 00802 /*\}*/ 00803 00807 /*\{*/ 00808 #define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100 ///< Ignore bus fault in NMI/fault 00809 #define NVIC_CFG_CTRL_DIV0 0x00000010 ///< Trap on divide by 0 00810 #define NVIC_CFG_CTRL_UNALIGNED 0x00000008 ///< Trap on unaligned access 00811 #define NVIC_CFG_CTRL_DEEP_PEND 0x00000004 ///< Allow deep interrupt trigger 00812 #define NVIC_CFG_CTRL_MAIN_PEND 0x00000002 ///< Allow main interrupt trigger 00813 #define NVIC_CFG_CTRL_BASE_THR 0x00000001 ///< Thread state control 00814 /*\}*/ 00815 00819 /*\{*/ 00820 #define NVIC_SYS_PRI1_RES_M 0xFF000000 ///< Priority of reserved handler 00821 #define NVIC_SYS_PRI1_USAGE_M 0x00FF0000 ///< Priority of usage fault handler 00822 #define NVIC_SYS_PRI1_BUS_M 0x0000FF00 ///< Priority of bus fault handler 00823 #define NVIC_SYS_PRI1_MEM_M 0x000000FF ///< Priority of mem manage handler 00824 #define NVIC_SYS_PRI1_USAGE_S 16 00825 #define NVIC_SYS_PRI1_BUS_S 8 00826 #define NVIC_SYS_PRI1_MEM_S 0 00827 /*\}*/ 00828 00832 /*\{*/ 00833 #define NVIC_SYS_PRI2_SVC_M 0xFF000000 ///< Priority of SVCall handler 00834 #define NVIC_SYS_PRI2_RES_M 0x00FFFFFF ///< Priority of reserved handlers 00835 #define NVIC_SYS_PRI2_SVC_S 24 00836 /*\}*/ 00837 00841 /*\{*/ 00842 #define NVIC_SYS_PRI3_TICK_M 0xFF000000 ///< Priority of Sys Tick handler 00843 #define NVIC_SYS_PRI3_PENDSV_M 0x00FF0000 ///< Priority of PendSV handler 00844 #define NVIC_SYS_PRI3_RES_M 0x0000FF00 ///< Priority of reserved handler 00845 #define NVIC_SYS_PRI3_DEBUG_M 0x000000FF ///< Priority of debug handler 00846 #define NVIC_SYS_PRI3_TICK_S 24 00847 #define NVIC_SYS_PRI3_PENDSV_S 16 00848 #define NVIC_SYS_PRI3_DEBUG_S 0 00849 /*\}*/ 00850 00855 /*\{*/ 00856 #define NVIC_SYS_HND_CTRL_USAGE 0x00040000 ///< Usage fault enable 00857 #define NVIC_SYS_HND_CTRL_BUS 0x00020000 ///< Bus fault enable 00858 #define NVIC_SYS_HND_CTRL_MEM 0x00010000 ///< Mem manage fault enable 00859 #define NVIC_SYS_HND_CTRL_SVC 0x00008000 ///< SVCall is pended 00860 #define NVIC_SYS_HND_CTRL_BUSP 0x00004000 ///< Bus fault is pended 00861 #define NVIC_SYS_HND_CTRL_TICK 0x00000800 ///< Sys tick is active 00862 #define NVIC_SYS_HND_CTRL_PNDSV 0x00000400 ///< PendSV is active 00863 #define NVIC_SYS_HND_CTRL_MON 0x00000100 ///< Monitor is active 00864 #define NVIC_SYS_HND_CTRL_SVCA 0x00000080 ///< SVCall is active 00865 #define NVIC_SYS_HND_CTRL_USGA 0x00000008 ///< Usage fault is active 00866 #define NVIC_SYS_HND_CTRL_BUSA 0x00000002 ///< Bus fault is active 00867 #define NVIC_SYS_HND_CTRL_MEMA 0x00000001 ///< Mem manage is active 00868 /*\}*/ 00869 00874 /*\{*/ 00875 #define NVIC_FAULT_STAT_DIV0 0x02000000 ///< Divide by zero fault 00876 #define NVIC_FAULT_STAT_UNALIGN 0x01000000 ///< Unaligned access fault 00877 #define NVIC_FAULT_STAT_NOCP 0x00080000 ///< No coprocessor fault 00878 #define NVIC_FAULT_STAT_INVPC 0x00040000 ///< Invalid PC fault 00879 #define NVIC_FAULT_STAT_INVSTAT 0x00020000 ///< Invalid state fault 00880 #define NVIC_FAULT_STAT_UNDEF 0x00010000 ///< Undefined instruction fault 00881 #define NVIC_FAULT_STAT_BFARV 0x00008000 ///< BFAR is valid 00882 #define NVIC_FAULT_STAT_BSTKE 0x00001000 ///< Stack bus fault 00883 #define NVIC_FAULT_STAT_BUSTKE 0x00000800 ///< Unstack bus fault 00884 #define NVIC_FAULT_STAT_IMPRE 0x00000400 ///< Imprecise data bus error 00885 #define NVIC_FAULT_STAT_PRECISE 0x00000200 ///< Precise data bus error 00886 #define NVIC_FAULT_STAT_IBUS 0x00000100 ///< Instruction bus fault 00887 #define NVIC_FAULT_STAT_MMARV 0x00000080 ///< MMAR is valid 00888 #define NVIC_FAULT_STAT_MSTKE 0x00000010 ///< Stack access violation 00889 #define NVIC_FAULT_STAT_MUSTKE 0x00000008 ///< Unstack access violation 00890 #define NVIC_FAULT_STAT_DERR 0x00000002 ///< Data access violation 00891 #define NVIC_FAULT_STAT_IERR 0x00000001 ///< Instruction access violation 00892 /*\}*/ 00893 00898 /*\{*/ 00899 #define NVIC_HFAULT_STAT_DBG 0x80000000 ///< Debug event 00900 #define NVIC_HFAULT_STAT_FORCED 0x40000000 ///< Cannot execute fault handler 00901 #define NVIC_HFAULT_STAT_VECT 0x00000002 ///< Vector table read fault 00902 /*\}*/ 00903 00908 /*\{*/ 00909 #define NVIC_DEBUG_STAT_EXTRNL 0x00000010 ///< EDBGRQ asserted 00910 #define NVIC_DEBUG_STAT_VCATCH 0x00000008 ///< Vector catch 00911 #define NVIC_DEBUG_STAT_DWTTRAP 0x00000004 ///< DWT match 00912 #define NVIC_DEBUG_STAT_BKPT 0x00000002 ///< Breakpoint instruction 00913 #define NVIC_DEBUG_STAT_HALTED 0x00000001 ///< Halt request 00914 /*\}*/ 00915 00919 /*\{*/ 00920 #define NVIC_MM_ADDR_M 0xFFFFFFFF ///< Data fault address 00921 #define NVIC_MM_ADDR_S 0 00922 /*\}*/ 00923 00928 /*\{*/ 00929 #define NVIC_FAULT_ADDR_M 0xFFFFFFFF ///< Data bus fault address 00930 #define NVIC_FAULT_ADDR_S 0 00931 /*\}*/ 00932 00936 /*\{*/ 00937 #define NVIC_MPU_TYPE_IREGION_M 0x00FF0000 ///< Number of I regions 00938 #define NVIC_MPU_TYPE_DREGION_M 0x0000FF00 ///< Number of D regions 00939 #define NVIC_MPU_TYPE_SEPARATE 0x00000001 ///< Separate or unified MPU 00940 #define NVIC_MPU_TYPE_IREGION_S 16 00941 #define NVIC_MPU_TYPE_DREGION_S 8 00942 /*\}*/ 00943 00947 /*\{*/ 00948 #define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004 ///< MPU default region in priv mode 00949 #define NVIC_MPU_CTRL_HFNMIENA 0x00000002 ///< MPU enabled during faults 00950 #define NVIC_MPU_CTRL_ENABLE 0x00000001 ///< MPU enable 00951 /*\}*/ 00952 00957 /*\{*/ 00958 #define NVIC_MPU_NUMBER_M 0x000000FF ///< MPU region to access 00959 #define NVIC_MPU_NUMBER_S 0 00960 /*\}*/ 00961 00965 /*\{*/ 00966 #define NVIC_MPU_BASE_ADDR_M 0xFFFFFFE0 ///< Base address mask 00967 #define NVIC_MPU_BASE_VALID 0x00000010 ///< Region number valid 00968 #define NVIC_MPU_BASE_REGION_M 0x0000000F ///< Region number 00969 #define NVIC_MPU_BASE_ADDR_S 8 00970 #define NVIC_MPU_BASE_REGION_S 0 00971 /*\}*/ 00972 00976 /*\{*/ 00977 #define NVIC_MPU_ATTR_M 0xFFFF0000 ///< Attributes 00978 #define NVIC_MPU_ATTR_AP_NO_NO 0x00000000 ///< prv: no access, usr: no access 00979 #define NVIC_MPU_ATTR_BUFFRABLE 0x00010000 ///< Bufferable 00980 #define NVIC_MPU_ATTR_CACHEABLE 0x00020000 ///< Cacheable 00981 #define NVIC_MPU_ATTR_SHAREABLE 0x00040000 ///< Shareable 00982 #define NVIC_MPU_ATTR_TEX_M 0x00380000 ///< Type extension mask 00983 #define NVIC_MPU_ATTR_AP_RW_NO 0x01000000 ///< prv: rw, usr: none 00984 #define NVIC_MPU_ATTR_AP_RW_RO 0x02000000 ///< prv: rw, usr: read-only 00985 #define NVIC_MPU_ATTR_AP_RW_RW 0x03000000 ///< prv: rw, usr: rw 00986 #define NVIC_MPU_ATTR_AP_RO_NO 0x05000000 ///< prv: ro, usr: none 00987 #define NVIC_MPU_ATTR_AP_RO_RO 0x06000000 ///< prv: ro, usr: ro 00988 #define NVIC_MPU_ATTR_AP_M 0x07000000 ///< Access permissions mask 00989 #define NVIC_MPU_ATTR_XN 0x10000000 ///< Execute disable 00990 #define NVIC_MPU_ATTR_SRD_M 0x0000FF00 ///< Sub-region disable mask 00991 #define NVIC_MPU_ATTR_SRD_0 0x00000100 ///< Sub-region 0 disable 00992 #define NVIC_MPU_ATTR_SRD_1 0x00000200 ///< Sub-region 1 disable 00993 #define NVIC_MPU_ATTR_SRD_2 0x00000400 ///< Sub-region 2 disable 00994 #define NVIC_MPU_ATTR_SRD_3 0x00000800 ///< Sub-region 3 disable 00995 #define NVIC_MPU_ATTR_SRD_4 0x00001000 ///< Sub-region 4 disable 00996 #define NVIC_MPU_ATTR_SRD_5 0x00002000 ///< Sub-region 5 disable 00997 #define NVIC_MPU_ATTR_SRD_6 0x00004000 ///< Sub-region 6 disable 00998 #define NVIC_MPU_ATTR_SRD_7 0x00008000 ///< Sub-region 7 disable 00999 #define NVIC_MPU_ATTR_SIZE_M 0x0000003E ///< Region size mask 01000 #define NVIC_MPU_ATTR_SIZE_32B 0x00000008 ///< Region size 32 bytes 01001 #define NVIC_MPU_ATTR_SIZE_64B 0x0000000A ///< Region size 64 bytes 01002 #define NVIC_MPU_ATTR_SIZE_128B 0x0000000C ///< Region size 128 bytes 01003 #define NVIC_MPU_ATTR_SIZE_256B 0x0000000E ///< Region size 256 bytes 01004 #define NVIC_MPU_ATTR_SIZE_512B 0x00000010 ///< Region size 512 bytes 01005 #define NVIC_MPU_ATTR_SIZE_1K 0x00000012 ///< Region size 1 Kbytes 01006 #define NVIC_MPU_ATTR_SIZE_2K 0x00000014 ///< Region size 2 Kbytes 01007 #define NVIC_MPU_ATTR_SIZE_4K 0x00000016 ///< Region size 4 Kbytes 01008 #define NVIC_MPU_ATTR_SIZE_8K 0x00000018 ///< Region size 8 Kbytes 01009 #define NVIC_MPU_ATTR_SIZE_16K 0x0000001A ///< Region size 16 Kbytes 01010 #define NVIC_MPU_ATTR_SIZE_32K 0x0000001C ///< Region size 32 Kbytes 01011 #define NVIC_MPU_ATTR_SIZE_64K 0x0000001E ///< Region size 64 Kbytes 01012 #define NVIC_MPU_ATTR_SIZE_128K 0x00000020 ///< Region size 128 Kbytes 01013 #define NVIC_MPU_ATTR_SIZE_256K 0x00000022 ///< Region size 256 Kbytes 01014 #define NVIC_MPU_ATTR_SIZE_512K 0x00000024 ///< Region size 512 Kbytes 01015 #define NVIC_MPU_ATTR_SIZE_1M 0x00000026 ///< Region size 1 Mbytes 01016 #define NVIC_MPU_ATTR_SIZE_2M 0x00000028 ///< Region size 2 Mbytes 01017 #define NVIC_MPU_ATTR_SIZE_4M 0x0000002A ///< Region size 4 Mbytes 01018 #define NVIC_MPU_ATTR_SIZE_8M 0x0000002C ///< Region size 8 Mbytes 01019 #define NVIC_MPU_ATTR_SIZE_16M 0x0000002E ///< Region size 16 Mbytes 01020 #define NVIC_MPU_ATTR_SIZE_32M 0x00000030 ///< Region size 32 Mbytes 01021 #define NVIC_MPU_ATTR_SIZE_64M 0x00000032 ///< Region size 64 Mbytes 01022 #define NVIC_MPU_ATTR_SIZE_128M 0x00000034 ///< Region size 128 Mbytes 01023 #define NVIC_MPU_ATTR_SIZE_256M 0x00000036 ///< Region size 256 Mbytes 01024 #define NVIC_MPU_ATTR_SIZE_512M 0x00000038 ///< Region size 512 Mbytes 01025 #define NVIC_MPU_ATTR_SIZE_1G 0x0000003A ///< Region size 1 Gbytes 01026 #define NVIC_MPU_ATTR_SIZE_2G 0x0000003C ///< Region size 2 Gbytes 01027 #define NVIC_MPU_ATTR_SIZE_4G 0x0000003E ///< Region size 4 Gbytes 01028 #define NVIC_MPU_ATTR_ENABLE 0x00000001 ///< Region enable 01029 /*\}*/ 01030 01034 /*\{*/ 01035 #define NVIC_DBG_CTRL_DBGKEY_M 0xFFFF0000 ///< Debug key mask 01036 #define NVIC_DBG_CTRL_DBGKEY 0xA05F0000 ///< Debug key 01037 #define NVIC_DBG_CTRL_S_RESET_ST \ 01038 0x02000000 ///< Core has reset since last read 01039 #define NVIC_DBG_CTRL_S_RETIRE_ST \ 01040 0x01000000 ///< Core has executed insruction 01041 01042 #define NVIC_DBG_CTRL_S_LOCKUP 0x00080000 ///< Core is locked up 01043 #define NVIC_DBG_CTRL_S_SLEEP 0x00040000 ///< Core is sleeping 01044 #define NVIC_DBG_CTRL_S_HALT 0x00020000 ///< Core status on halt 01045 #define NVIC_DBG_CTRL_S_REGRDY 0x00010000 ///< Register read/write available 01046 #define NVIC_DBG_CTRL_C_SNAPSTALL \ 01047 0x00000020 ///< Breaks a stalled load/store 01048 #define NVIC_DBG_CTRL_C_MASKINT 0x00000008 ///< Mask interrupts when stepping 01049 #define NVIC_DBG_CTRL_C_STEP 0x00000004 ///< Step the core 01050 #define NVIC_DBG_CTRL_C_HALT 0x00000002 ///< Halt the core 01051 #define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001 ///< Enable debug 01052 /*\}*/ 01053 01057 /*\{*/ 01058 #define NVIC_DBG_XFER_REG_WNR 0x00010000 ///< Write or not read 01059 #define NVIC_DBG_XFER_REG_SEL_M 0x0000001F ///< Register 01060 #define NVIC_DBG_XFER_REG_CFBP 0x00000014 ///< Control/Fault/BasePri/PriMask 01061 #define NVIC_DBG_XFER_REG_DSP 0x00000013 ///< Deep SP 01062 #define NVIC_DBG_XFER_REG_PSP 0x00000012 ///< Process SP 01063 #define NVIC_DBG_XFER_REG_MSP 0x00000011 ///< Main SP 01064 #define NVIC_DBG_XFER_REG_FLAGS 0x00000010 ///< xPSR/Flags register 01065 #define NVIC_DBG_XFER_REG_R15 0x0000000F ///< Register R15 01066 #define NVIC_DBG_XFER_REG_R14 0x0000000E ///< Register R14 01067 #define NVIC_DBG_XFER_REG_R13 0x0000000D ///< Register R13 01068 #define NVIC_DBG_XFER_REG_R12 0x0000000C ///< Register R12 01069 #define NVIC_DBG_XFER_REG_R11 0x0000000B ///< Register R11 01070 #define NVIC_DBG_XFER_REG_R10 0x0000000A ///< Register R10 01071 #define NVIC_DBG_XFER_REG_R9 0x00000009 ///< Register R9 01072 #define NVIC_DBG_XFER_REG_R8 0x00000008 ///< Register R8 01073 #define NVIC_DBG_XFER_REG_R7 0x00000007 ///< Register R7 01074 #define NVIC_DBG_XFER_REG_R6 0x00000006 ///< Register R6 01075 #define NVIC_DBG_XFER_REG_R5 0x00000005 ///< Register R5 01076 #define NVIC_DBG_XFER_REG_R4 0x00000004 ///< Register R4 01077 #define NVIC_DBG_XFER_REG_R3 0x00000003 ///< Register R3 01078 #define NVIC_DBG_XFER_REG_R2 0x00000002 ///< Register R2 01079 #define NVIC_DBG_XFER_REG_R1 0x00000001 ///< Register R1 01080 #define NVIC_DBG_XFER_REG_R0 0x00000000 ///< Register R0 01081 /*\}*/ 01082 01086 /*\{*/ 01087 #define NVIC_DBG_DATA_M 0xFFFFFFFF ///< Data temporary cache 01088 #define NVIC_DBG_DATA_S 0 01089 /*\}*/ 01090 01094 /*\{*/ 01095 #define NVIC_DBG_INT_HARDERR 0x00000400 ///< Debug trap on hard fault 01096 #define NVIC_DBG_INT_INTERR 0x00000200 ///< Debug trap on interrupt errors 01097 #define NVIC_DBG_INT_BUSERR 0x00000100 ///< Debug trap on bus error 01098 #define NVIC_DBG_INT_STATERR 0x00000080 ///< Debug trap on usage fault state 01099 #define NVIC_DBG_INT_CHKERR 0x00000040 ///< Debug trap on usage fault check 01100 #define NVIC_DBG_INT_NOCPERR 0x00000020 ///< Debug trap on coprocessor error 01101 #define NVIC_DBG_INT_MMERR 0x00000010 ///< Debug trap on mem manage fault 01102 #define NVIC_DBG_INT_RESET 0x00000008 ///< Core reset status 01103 #define NVIC_DBG_INT_RSTPENDCLR 0x00000004 ///< Clear pending core reset 01104 #define NVIC_DBG_INT_RSTPENDING 0x00000002 ///< Core reset is pending 01105 #define NVIC_DBG_INT_RSTVCATCH 0x00000001 ///< Reset vector catch 01106 /*\}*/ 01107 01111 /*\{*/ 01112 #define NVIC_SW_TRIG_INTID_M 0x000003FF ///< Interrupt to trigger 01113 #define NVIC_SW_TRIG_INTID_S 0 01114 /*\}*/ 01115 01116 #endif /* SAM3_NVIC_H */