BeRTOS
lm3s_ints.h
Go to the documentation of this file.
00001 
00036 #ifndef LM3S_INTS_H
00037 #define LM3S_INTS_H
00038 
00042 /*\{*/
00043 #define FAULT_NMI               2           ///< NMI fault
00044 #define FAULT_HARD              3           ///< Hard fault
00045 #define FAULT_MPU               4           ///< MPU fault
00046 #define FAULT_BUS               5           ///< Bus fault
00047 #define FAULT_USAGE             6           ///< Usage fault
00048 #define FAULT_SVCALL            11          ///< SVCall
00049 #define FAULT_DEBUG             12          ///< Debug monitor
00050 #define FAULT_PENDSV            14          ///< PendSV
00051 #define FAULT_SYSTICK           15          ///< System Tick
00052 /*\}*/
00053 
00057 /*\{*/
00058 #define INT_GPIOA               16          ///< GPIO Port A
00059 #define INT_GPIOB               17          ///< GPIO Port B
00060 #define INT_GPIOC               18          ///< GPIO Port C
00061 #define INT_GPIOD               19          ///< GPIO Port D
00062 #define INT_GPIOE               20          ///< GPIO Port E
00063 #define INT_UART0               21          ///< UART0 Rx and Tx
00064 #define INT_UART1               22          ///< UART1 Rx and Tx
00065 #define INT_SSI0                23          ///< SSI0 Rx and Tx
00066 #define INT_I2C0                24          ///< I2C0 Master and Slave
00067 #define INT_PWM_FAULT           25          ///< PWM Fault
00068 #define INT_PWM0                26          ///< PWM Generator 0
00069 #define INT_PWM1                27          ///< PWM Generator 1
00070 #define INT_PWM2                28          ///< PWM Generator 2
00071 #define INT_QEI0                29          ///< Quadrature Encoder 0
00072 #define INT_ADC0                30          ///< ADC Sequence 0
00073 #define INT_ADC1                31          ///< ADC Sequence 1
00074 #define INT_ADC2                32          ///< ADC Sequence 2
00075 #define INT_ADC3                33          ///< ADC Sequence 3
00076 #define INT_WATCHDOG            34          ///< Watchdog timer
00077 #define INT_TIMER0A             35          ///< Timer 0 subtimer A
00078 #define INT_TIMER0B             36          ///< Timer 0 subtimer B
00079 #define INT_TIMER1A             37          ///< Timer 1 subtimer A
00080 #define INT_TIMER1B             38          ///< Timer 1 subtimer B
00081 #define INT_TIMER2A             39          ///< Timer 2 subtimer A
00082 #define INT_TIMER2B             40          ///< Timer 2 subtimer B
00083 #define INT_COMP0               41          ///< Analog Comparator 0
00084 #define INT_COMP1               42          ///< Analog Comparator 1
00085 #define INT_COMP2               43          ///< Analog Comparator 2
00086 #define INT_SYSCTL              44          ///< System Control (PLL, OSC, BO)
00087 #define INT_FLASH               45          ///< FLASH Control
00088 #define INT_GPIOF               46          ///< GPIO Port F
00089 #define INT_GPIOG               47          ///< GPIO Port G
00090 #define INT_GPIOH               48          ///< GPIO Port H
00091 #define INT_UART2               49          ///< UART2 Rx and Tx
00092 #define INT_SSI1                50          ///< SSI1 Rx and Tx
00093 #define INT_TIMER3A             51          ///< Timer 3 subtimer A
00094 #define INT_TIMER3B             52          ///< Timer 3 subtimer B
00095 #define INT_I2C1                53          ///< I2C1 Master and Slave
00096 #define INT_QEI1                54          ///< Quadrature Encoder 1
00097 #define INT_CAN0                55          ///< CAN0
00098 #define INT_CAN1                56          ///< CAN1
00099 #define INT_CAN2                57          ///< CAN2
00100 #define INT_ETH                 58          ///< Ethernet
00101 #define INT_HIBERNATE           59          ///< Hibernation module
00102 #define INT_USB0                60          ///< USB 0 Controller
00103 #define INT_PWM3                61          ///< PWM Generator 3
00104 #define INT_UDMA                62          ///< uDMA controller
00105 #define INT_UDMAERR             63          ///< uDMA Error
00106 #define INT_ADC1SS0             64          ///< ADC1 Sequence 0
00107 #define INT_ADC1SS1             65          ///< ADC1 Sequence 1
00108 #define INT_ADC1SS2             66          ///< ADC1 Sequence 2
00109 #define INT_ADC1SS3             67          ///< ADC1 Sequence 3
00110 #define INT_I2S0                68          ///< I2S0
00111 #define INT_EPI0                69          ///< EPI0
00112 #define INT_GPIOJ               70          ///< GPIO Port J
00113 /*\}*/
00114 
00118 /*\{*/
00119 #define NUM_INTERRUPTS          71
00120 /*\}*/
00121 
00125 /*\{*/
00126 #define NUM_PRIORITY            8
00127 #define NUM_PRIORITY_BITS       3
00128 /*\}*/
00129 
00130 #endif /* LM3S_INTS_H */