BeRTOS
|
LM3S1968 SSI hardware definitions. More...
Go to the source code of this file.
Defines | |
#define | SSI_O_CR0 0x00000000 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_CR1 0x00000004 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_DR 0x00000008 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_SR 0x0000000C |
The following are defines for the SSI register offsets. | |
#define | SSI_O_CPSR 0x00000010 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_IM 0x00000014 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_RIS 0x00000018 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_MIS 0x0000001C |
The following are defines for the SSI register offsets. | |
#define | SSI_O_ICR 0x00000020 |
The following are defines for the SSI register offsets. | |
#define | SSI_O_DMACTL 0x00000024 |
The following are defines for the SSI register offsets. | |
#define | SSI_CR0_SCR_M 0x0000FF00 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_SPH 0x00000080 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_SPO 0x00000040 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_FRF_M 0x00000030 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_FRF_MOTO 0x00000000 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_FRF_TI 0x00000010 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_FRF_NMW 0x00000020 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_M 0x0000000F |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_4 0x00000003 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_5 0x00000004 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_6 0x00000005 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_7 0x00000006 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_8 0x00000007 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_9 0x00000008 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_10 0x00000009 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_11 0x0000000A |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_12 0x0000000B |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_13 0x0000000C |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_14 0x0000000D |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_15 0x0000000E |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_DSS_16 0x0000000F |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR0_SCR_S 8 |
The following are defines for the bit fields in the SSI_O_CR0 register. | |
#define | SSI_CR1_EOT 0x00000010 |
The following are defines for the bit fields in the SSI_O_CR1 register. | |
#define | SSI_CR1_SOD 0x00000008 |
The following are defines for the bit fields in the SSI_O_CR1 register. | |
#define | SSI_CR1_MS 0x00000004 |
The following are defines for the bit fields in the SSI_O_CR1 register. | |
#define | SSI_CR1_SSE 0x00000002 |
The following are defines for the bit fields in the SSI_O_CR1 register. | |
#define | SSI_CR1_LBM 0x00000001 |
The following are defines for the bit fields in the SSI_O_CR1 register. | |
#define | SSI_DR_DATA_M 0x0000FFFF |
The following are defines for the bit fields in the SSI_O_DR register. | |
#define | SSI_DR_DATA_S 0 |
The following are defines for the bit fields in the SSI_O_DR register. | |
#define | SSI_SR_BSY 0x00000010 |
The following are defines for the bit fields in the SSI_O_SR register. | |
#define | SSI_SR_RFF 0x00000008 |
The following are defines for the bit fields in the SSI_O_SR register. | |
#define | SSI_SR_RNE 0x00000004 |
The following are defines for the bit fields in the SSI_O_SR register. | |
#define | SSI_SR_TNF 0x00000002 |
The following are defines for the bit fields in the SSI_O_SR register. | |
#define | SSI_SR_TFE 0x00000001 |
The following are defines for the bit fields in the SSI_O_SR register. | |
#define | SSI_CPSR_CPSDVSR_M 0x000000FF |
The following are defines for the bit fields in the SSI_O_CPSR register. | |
#define | SSI_CPSR_CPSDVSR_S 0 |
The following are defines for the bit fields in the SSI_O_CPSR register. | |
#define | SSI_IM_TXIM 0x00000008 |
The following are defines for the bit fields in the SSI_O_IM register. | |
#define | SSI_IM_RXIM 0x00000004 |
The following are defines for the bit fields in the SSI_O_IM register. | |
#define | SSI_IM_RTIM 0x00000002 |
The following are defines for the bit fields in the SSI_O_IM register. | |
#define | SSI_IM_RORIM 0x00000001 |
The following are defines for the bit fields in the SSI_O_IM register. | |
#define | SSI_RIS_TXRIS 0x00000008 |
The following are defines for the bit fields in the SSI_O_RIS register. | |
#define | SSI_RIS_RXRIS 0x00000004 |
The following are defines for the bit fields in the SSI_O_RIS register. | |
#define | SSI_RIS_RTRIS 0x00000002 |
The following are defines for the bit fields in the SSI_O_RIS register. | |
#define | SSI_RIS_RORRIS 0x00000001 |
The following are defines for the bit fields in the SSI_O_RIS register. | |
#define | SSI_MIS_TXMIS 0x00000008 |
The following are defines for the bit fields in the SSI_O_MIS register. | |
#define | SSI_MIS_RXMIS 0x00000004 |
The following are defines for the bit fields in the SSI_O_MIS register. | |
#define | SSI_MIS_RTMIS 0x00000002 |
The following are defines for the bit fields in the SSI_O_MIS register. | |
#define | SSI_MIS_RORMIS 0x00000001 |
The following are defines for the bit fields in the SSI_O_MIS register. | |
#define | SSI_ICR_RTIC 0x00000002 |
The following are defines for the bit fields in the SSI_O_ICR register. | |
#define | SSI_ICR_RORIC 0x00000001 |
The following are defines for the bit fields in the SSI_O_ICR register. | |
#define | SSI_DMACTL_TXDMAE 0x00000002 |
The following are defines for the bit fields in the SSI_O_DMACTL register. | |
#define | SSI_DMACTL_RXDMAE 0x00000001 |
The following are defines for the bit fields in the SSI_O_DMACTL register. | |
#define | SSI_CR0_SCR 0x0000FF00 |
The following definitions are deprecated. | |
#define | SSI_CR0_FRF_MASK 0x00000030 |
The following definitions are deprecated. | |
#define | SSI_CR0_DSS 0x0000000F |
The following definitions are deprecated. | |
#define | SSI_CPSR_CPSDVSR_MASK 0x000000FF |
The following are deprecated defines for the bit fields in the SSI_O_CPSR register. | |
#define | TX_FIFO_SIZE (8) |
The following are deprecated defines for the SSI controller's FIFO size. | |
#define | RX_FIFO_SIZE (8) |
The following are deprecated defines for the SSI controller's FIFO size. | |
#define | SSI_INT_TXFF 0x00000008 |
The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. | |
#define | SSI_INT_RXFF 0x00000004 |
The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. | |
#define | SSI_INT_RXTO 0x00000002 |
The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. | |
#define | SSI_INT_RXOR 0x00000001 |
The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. |
LM3S1968 SSI hardware definitions.
Definition in file lm3s_ssi.h.
#define SSI_CR0_DSS 0x0000000F |
The following definitions are deprecated.
The following are deprecated defines for the bit fields in the SSI_O_CR0 register.
Definition at line 195 of file lm3s_ssi.h.
#define SSI_CR0_FRF_MASK 0x00000030 |
The following definitions are deprecated.
The following are deprecated defines for the bit fields in the SSI_O_CR0 register.
Definition at line 194 of file lm3s_ssi.h.
#define SSI_CR0_SCR 0x0000FF00 |
The following definitions are deprecated.
The following are deprecated defines for the bit fields in the SSI_O_CR0 register.
Definition at line 193 of file lm3s_ssi.h.